

IN THE  
UNITED STATES PATENT AND TRADEMARK OFFICE

Inventor(s): Ruben W. Castelino, John A. Kowaleski, Jr.

Confirmation No.:

Application No.: N/A

Examiner: Not assigned

Filing Date: Herewith

Group Art Unit:

Title: POSITION REFERENCE BEACON FOR INTEGRATED CIRCUITS

Commissioner for Patents  
PO Box 1450  
Alexandria, VA 22313-1450

INFORMATION DISCLOSURE STATEMENT

Sir:

This Information Disclosure Statement is submitted:

under 37 CFR 1.97(b), or  
(Within three months of filing national application; or date of entry of national application; or before mailing date of first office action on the merits; whichever occurs last)

under 37 CFR 1.97(c) together with either a:  
 Statement under 37 CFR 1.97(e), or  
 a \$180.00 fee under 37 CFR 1.17(p), or  
(After the CFR 1.97 (b) time period, but before final action or notice of allowance, whichever occurs first)

under 37 CFR 1.97 (d) together with a:  
 Statement under 37 CFR 1.97(e)(1) or (2), and  
 a \$180.00 fee set forth in 37 CFR 1.17(p).  
(Filed after final action, a notice of allowance, on or before payment of the issue fee)

Please charge to Deposit Account **08-2025** the sum of \$0.00. At any time during the pendency of this application, please charge any fees required or credit any overpayment to Deposit Account **08-2025** pursuant to 37 CFR 1.25.

Applicant(s) submit herewith Form PTO 1449 - Information Disclosure Statement together with any required copies of patents, publications or other information of which applicant(s) are aware, which applicant(s) believe(s) may be material to the examination of this application and for which there may be a duty to disclose in accordance with 37 CFR 1.56.

A concise explanation of the relevance of foreign language patents, foreign language publications and other foreign language information listed on PTO Form 1449, as presently understood by the individual(s) designated in 37 CFR 1.56 (c) most knowledgeable about the content is given on the attached sheet, or where a foreign language patent is cited in a search report or other action by a foreign patent office in a counterpart foreign application, an English language version of the search report or action which indicates the degree of relevance found by the foreign office is listed on form PTO 1449 and is enclosed herewith.

It is requested that the information disclosed herein be made of record in this application.

"Express Mail" label no. **EV324846796US**

Respectfully submitted,

Date of Deposit 11/03/03

**Ruben W. Castelino, John A.**

I hereby certify that this is being deposited with the United States Postal Service "Express Mail Post Office to Addressee" service under 37 CFR 1.10 on the date indicated above and is addressed to: Commissioner for Patents, Alexandria, VA 22313-1450.

By \_\_\_\_\_

**Michael G. Verga, Esq.**

Attorney/Agent for Applicant(s)  
Reg. No. **39,410**

By \_\_\_\_\_  
Typed Name: **Michael G. Verga**

Date: **11/03/03**

Substitute for form 1449A/B/PTO				<b>Complete if Known</b>	
<b>INFORMATION DISCLOSURE STATEMENT BY APPLICANT</b>				Application Number	Not Yet Assigned
<i>(Use as many sheets as necessary)</i>				Filing Date	Herewith
				First Named Inventor	Ruben Castelino, et al.
				Art Unit	Not Yet Assigned
				Examiner Name	Not Yet Assigned
Sheet	1	of	1	Attorney Docket Number	200310369-1

<b>U.S. PATENT DOCUMENTS</b>					
Examiner Initials*	Cite No. <sup>1</sup>	Document Number	Publication Date MM-DD-YYYY	Name of Patentee or Applicant of Cited Document	Pages, Columns, Lines, Where Relevant Passages or Relevant Figures Appear
		Number-Kind Code <sup>2</sup> (if known)			
AA	5,940,545		08/99	Kash et al.	
AB	6,469,529		10/02	Bruce et al.	
AC	6,576,966		06/03	Bulucea	
AD	6,587,994		07/03	Yamaji	
AE	6,610,565		08/03	Kim et al.	

<b>FOREIGN PATENT DOCUMENTS</b>					
Examiner Initials*	Cite No. <sup>1</sup>	Foreign Patent Document	Publication Date MM-DD-YYYY	Name of Country	Pages, Columns, Lines, Where Relevant Passages or Relevant Figures Appear
		Country Code <sup>3</sup> -Number <sup>4</sup> -Kind Code <sup>5</sup> (if known)			
BA					

\*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant. <sup>1</sup>Applicant's unique citation designation number (optional). <sup>2</sup>See Kinds Codes of USPTO Patent Documents at [www.uspto.gov](http://www.uspto.gov) or MPEP 901.04. <sup>3</sup> Enter Office that issued the document, by the two-letter code (WIPO Standard ST.3). <sup>4</sup> For Japanese patent documents, the indication of the year of the reign of the Emperor must precede the serial number of the patent document. <sup>5</sup>Kind of document by the appropriate symbols as indicated on the document under WIPO Standard ST.16 if possible. <sup>6</sup>Applicant is to place a check mark here if English language Translation is attached.

<b>NON PATENT LITERATURE DOCUMENTS</b>					
Examiner Initials*	Cite No. <sup>1</sup>	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.			T <sup>2</sup>
CA		W. J. ROESCH, "Light Emission as an Analysis Tool for GaAs ICs", Triquint Semiconductor, Inc., pgs. 1-5;			
CB		Andrea PACELLI, "Modeling of MOSFET hot carrier effects", SUNY at Stony Brook, Department of Electrical and Computer Engineering, ESE 514 pgs. 1-9 (2001);			
CC		"Picosecond imaging Circuit Analysis", IBM Research, Press Releases pgs.1-3;			
CD		Malgorzata CHRZANOWSKA-JESKE, "Between Failure, Reliability, Yield and IC Layout", Portland State University, Electrical and Computer Engineering, pgs.1-9 (2003);			
CE		Zhihong LIU, "Hot Carrier Effect—A Fading Concern or a Growing Problem?" Viewpoint, EEdesign Editorial, pgs. 1-4 (1998);			
CF		Yusuf LEBLEBICI, "Design Considerations for CMOS Digital Circuits with Improved Hot-Carrier Reliability", IEEE Journal Of Solid-State Circuits, Vol:31, No.7 (1996);			
CG		S. MAHAPATRA, et al., "Device Scaling Effects on Hot-Carrier Induced Interface and Oxide-Trapped Charge Distributions in MOSFET's", IEEE Transactions On Electron Devices, Vol.47, No. 4 (2000).			

1261676.1

\*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

<sup>1</sup>Applicant's unique citation designation number (optional). <sup>2</sup>Applicant is to place a check mark here if English language Translation is attached.

Examiner Signature	Date Considered
--------------------	-----------------